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Kaj Tesink and Hans Kok 
Twente University of Technology, Digital Laboratories, P.O. Box 217, Enschede,The Netherlands 
This paper discusses a project carried out at the Digital Laboratories of the Twente Universi- 
ty of Technology. The purpose of the project was twofold: Firstly, to develop a digital hard- 
ware design and test method. Secondly, to build a hardware interpreter for an intermediate code 
of Pascal, the so'called P4 code. The implemented P4 machine is based on AM2901 bit slices. 
During the project a P4 interpreter running on an Intel 8080 system, and a microprogram assem- 
bler for the AM2901 were developed. This paper focuses on the hardware design and test method 
as applied to the implementation of the P4 machine. In particular, the simulation and emula- 
tion aspects of the method are discussed. 
1. INTRODUCTION 
This paper describes a hardware design and test 
methodology developed at the Digital  Laboratories 
of the Twente University of Technology. The 
method is described as applied to the construc- 
t ion of a b i t  s l ice processor (BSP) spec i f ica l ly  
designed to execute Pascal programs [17]. 
The BSP is based on the so-called P4 intermedi- 
ate code as generated by a portable Pascal com- 
p i le r  [5,7]. In previous projects a P4 inter-  
preter for an Intel 8080 system [8,9] and an 
AM2901 [ I ]  based BSP executing PO (an intermedi- 
ate code of a subset of Pascal) [10-14] were de- 
veloped. 
The design and test method can be described with 
the following simpl i f ied algorithm: 
1. Design the hardware in a modular fashion. 
2. Describe each hardware module and interac- 
tions between modules in APL. 
3. Use the APL description to simulate the hard- 
ware design. 
4. Emulate the modular hardware design on an ap- 
propriate machine. 
5. Substitute successively each implemented hard- 
ware module for the corresponding emulation 
module. 
The method is part icu lar ly  useful when a design 
is modified during i ts implementation since 
changes can be tested immediately by making the 
necessary changes in the APL description. As ap- 
pl ied to a microprogrammed esign, the APL simu- 
lator  is also used to develop the microprogram. 
Note that the method rel ies on a modular hard- 
ware design and an emulation system which can 
d i rect ly  interface with an incomplete set of 
hardware. 
2. THE P4 INTERPRETER 
P4 is a stack orientated machine language with 
operations on a f ixed number of data types [7]. 
The 8080-P4 interpreter,  as implemented by Pas- 
man, has only three data types: integers, 
booleans, and characters on which arithmetic and 
logical operations may be performed. The operand 
size is 16 or 8 bits [8,9]. 
The BSP-P4 interpreter was designed to be com- 
patible with the 8080-P4 interpreter:  
I. This created the poss ib i l i ty  of comparing 
both interpreters. 
2. A BSP-P4 interpreter could be bu i l t  in a re l -  
at ive ly  short amount of time. 
The datapath of the 8080 has a width of 8 bi ts ,  
so operations on the stack require a double 
fetch, a double ALU operation, and a double store 
operation. The BSP has a 16 b i t  width datapath, 
which results in a s igni f icant  increase in speed 
re lat ive to the 8080. The 8080-P4 interpreter is 
byte orientated. Each instruction has a one byte 
opcode followed by one or more operand bytes. The 
16 b i t  datapath of the BSP requires an adjustment 
of 8080-P4. Poss ib i l i t ies  for a 16 b i t  orientated 
P4 version which is compatible with the 8080-P4 
interpreter are: 
i .  Pad out P4 instructions having an odd number 
of bytes with a nul l -byte. 
2. Determine the bytes of the instruction con- 
cerned by the microprogram. 
3. Introduce hardware to perform byte addressing 
on the instruction stream. 
The f i r s t  poss ib i l i ty  was choosen since this was 
easiest to implement. The f i r s t  goal was to real- 
ize a machine in a short period to gain experi- 
ence, A hardware solution was preferred but this 
was not real izable in the avai lable time. A dis- 
advantage of the f i r s t  solution is the loss of 
memory space. Measurements on representive soft- 
ware indicated an overhead of 20 to 25 %. 
3. HARDWARE DESIGN 
The P4 machine is log ica l ly  divided into six 
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modules: 
1. ALU (including internal register f i l e ) .  
2. Microprogram sequencer. 
3. Microprogram memory. 
4. Clock control. 
5. Memory. 
6. IO. 
These six modules and their interconnections are 
shown in Fig. i. The ALU, microprogram, seqen- 
cer, microprogram emory and clock control mod- 
ules together form the BSP, the hardware design 
and test of which was the purpose of this proj- 
ect. 
The BSP is microprogrammed with 64 bit microin- 
structions of which six bits are reserved for 
future use. The format of the microinstruction 
can be partitioned into three bit groups (Fig. 
2): 
1. The computer control unit is bui l t  as recom- 
mended by AMD [ I ]  (Fig. 3). The control unit 
consists of an AM2911 microprogram sequencer and 
an AM29811A next address controller. ThreeAM2911 
(4 bits wide) are cascaded allowing up to 4K of 
microstore. The branch address is 12 bits wide. 
Four bits are reserved to select a branch condi- 
tion. Sixteen conditions are possible of which 
only 11 are presently in use. One bit is used to 
set the polarity of the selected condition. Four 
bits select the next address instruction from 
the AM29811A. The mappingprom (Fig. 3) is con- 
nected to the most significant byte of the in- 
coming instruction which contains the opcode. 
2. The bits to control the bit slice i tse l f .  The 
AM2901 contains an ALU, a register f i l e  of 16 
registers arranged in a two-address architec- 
ture, an extra register (Q) and a shift  unit to 
shift  the ALU result before storing i t  in a reg- 
ister (Fig. 4). Sixteen bits are reserved for 
ALU source, ALU function and ALU result destina- 
tion [ i ]  (Fig. 2). The Carry-IN is selected from 
4 possibi l i t ies, the Carry-OUT is selected from 
8 possibi l it ies. The inputs of the shift  units 
(RAM-O, RAM-15, Q-O, and Q-15) are connected 
with 4 bit  multiplexers (except Q-O which is 
connected with the RAM-15 output) to create an 
input selection from 4 possibi l i t ies, so 6 bits 
control the shift  units. 
3. Nine bits take care of the I/O which wi l l  be 
described below. 
The system uses three busses to connect the BSP 
with I/O and MEM: the DATABUS, the ADDRESSBUS 
and the CONTROLBUS (Fig. 5). This construction 
allows bustraffic between: 
- BSP and MEM 
BSP and I/O device 
- MEM and I/O device (DMA) 
Bustraffic is controlled by a handshake proce- 
dure. 
For the timing of memory access and I/O access a 
microprogram solution was choosen because of its 
f lex ib i l i ty .  
To connect the BSP's ALU datapath to the DATA/ 
ADDRESS busses, an extra bus is used called the 
INTERNAL BUS (Fig. 5). Data intended for the I/O 
and MEM are routed from the ALU via the INTERNAL 
BUS to a register which is connected to the 
specified bus. Under microprogram control the 
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data can be sent from this register  to the 
specif ied destination. When data is requested 
the device is assumed to have i ts data avai lable 
unt i l  the next read action to that device is 
in i t ia ted .  All  ports to enable sources or dest i -  
nations to the DATA/ADDRESS bus are control led 
by the BSP microprogram. 
A detai led description of the bus t ra f f i c  fo l -  
lows below. 
3.1. The INTERNAL BUS 
The INTERNAL BUS is a b id i rect ional  bus between 
the AM2901 and the data and address bus regis-  
ters. To indicate source and destination for 
data routed via this bus, two microf ields are 
introduced cal led SOURCEBUS and DESTBUS. The mi- 
crof ie ld  SOURCEBUS can select up to four sources 
for the INTERNAL BUS of which two are reserved 
for future use. These sources are the AM2901 
(signal ALUOUT) and the databus (signal DATAS). 
The microf ield DESTBUS can select four destina- 
tions for the INTERNAL BUS: 
- the l - input  of the AM2901 (signal ALUIN), 
- the data bus register  DATAD (signal DATAD), 
- the address bus register  ADDRESS (signal AD- 
DRESS), 
- both the data bus register  and the address bus 
register  (signal ADDAT). 
An addit ional destination of the INTERNAL BUS is 
the Machine Instruction Register (MIR) which 
holds the 8 most s ign i f i cant  bits of this bus 
and is control led by a special microf ield MIR. 
The MIR wi l l  address the mappingprom to obtain a 
microaddress for the micromemory. 
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3.2. The DATA BUS 
There are three sources to the DATA BUS: 
The data bus register of the BSP, control led 
by signal Halt Data BSP (HDB). 
The I /0 device, control led by the signal Halt 
Data I /0 (HDI). 
- Memory, control led by the signal Halt Data 
Memory (HDM). 
The control signals for these sources must ex- 
clude each other. They are control led by theBSP, 
to obtain as much f lex ib i l i ty  as possible for the 
BSP, in .part icular the BSP determines at which 
moment available data w i l l  be fetched from the 
MEM/IO. These signals are: 
HDB'-~v/MEMWRITE, IOWRITE 
HDI~IOWRITEv(MWORD[DMA]A(IODEVICE READ FROMMEM)) 
HDM~MEMWRZTEv(MWORD[DMA]A(IODEVTCEWRITE INTOMEM)) 
With the Intel 8080 acting both as I /0 and MEM, 
the signals are: 
HDB-~v/MEMWRITE, IOWRITE 
HDI-- v/MEMWRITE, IOWRITE 
The destinations of the DATA BUS are: 
The INTERNAL BUS (as mentioned before, th is  is 
control led by signal DATAS). 
The I /0 device. 
The memory. 
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Data transfers to the last two destinations are 
control led by the devices concerned. 
3.3. The ADDRESS BUS 
The ADDRESS BUS has two sources: 
- The address bus register of the BSP, control led 
by signal Halt Address BSP (HAB). 
The I/0 device, control led by signal Halt Ad- 
dress I /0 (HDI). 
The control signals are control led by the DMA 
microf ie ld:  
HAB~ MWORD[DMA] 
HAI~MWORD[DMA] 
There are two address bus destinations: the mem- 
ory, and the I/0 device. Data transfers are con- 
t ro l led  by the devices concerned. 
3.4. The CONTROL BUS 
The's'ignals of the CONTROL BUS take care of a 
correct data transfer: 
- MEMREAD, MEMWRITE, IOREAD, IOWRITE indicate a 
read or write action to the addressed device 
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(I/O or MEM). 
- COMMREQ; request of the BSP to the addressed 
device for communication. 
- BUSY; reply of the addressed device to COMMREQ. 
- DMAREQ; request of the I/O device to the BSP 
for DMA. 
- DMAACK; the BSP has acknowledged the DMA re- 
quest. 
A data transfer between BSP and I/O device or 
memory is microprogram controlled by the BSP via 
the following handshake method: 
- A request for communication is made by the BSP 
by setting the microfield COMH to activate 
COMMREQ. 
- The addressed device wi l l  respond with BUSY, 
the read/write action can be init iated. 
- When BUSY becomes false the action is termi- 
nated by the device. I t  has stored the data 
concerned (write action) or the data is avail- 
able to the data bus (read action) and wi l l  be 
available unti l  the next read action. The BSP 
can now fetch this dat at an appropriate mo- 
ment. 
- When BUSY becomes false COMMREQ wi l l  be reset 
(hardware). 
3.4.1. Read Cycle. 
-Test  COMMREQ. 
- Load the address in the address bus register. 
- By activating the COMM bit  the read cycle 
starts. BUSY wi l l  be activated by the device. 
The data wi l l  be available on the data bus 
when BUSY becomes false again. 
- COMHREQ can be tested again. I f  COMMREQ is 
false (BUSY is also false again) the data can 
be fetched. 
3.4.2. Write Cycle. 
-" Test COMMREQ. 
- Load address and data bus registers. 
- By activating the COMM bit the write cycle 
starts. COMMREQ = false indicates that the 
write cycle is complete. 
3.4.3. DMA. 
- The I/O deyice can request for DMA by acti- 
vating the signal DMAREQ. 
- The BSP has to test this signal from time to 
time and is able to acknowledge the request by 
setting the microfield DMAACK. 
- The end of the DMA is indicated by DMAREQ = 
false on which the BSP has to test. 
4. THE APL DESCRIPTION 
A description in APL of the AM2901 was available 
[18] which in conjunction with APL descriptions 
of the remaining components provided a complete 
description of the BSP. The description was used 
to "simulate" the BSP creating the possibi l i ty 
of verifying the hardware design and developing 
the microprogram. A detailed description of the 
APL program is beyond the scope of this paper, 
only an impression of i ts working is given here. 
Programs are presented in an APL like "language" 
to i l lustrate their structure. 
The working of a microprogrammed processor can 
be described as i l lustrated with ARCHMICRO [2]: 
ARCHMICRO 
[1] * READ MICROSTORE 
[2] CONT:MICROWORD:=MICROSTORE[MICROADDRESS] 
[3] * DECODE MICROWORD 
[4] Y:=G~TES VECTOR 
[5] * DATAPATH ACTION 
[6] SLICE 
[7] * BRANCH CONDITION 
[8] TEST:=TEST VECTOR 
[9] * NEW MICROADDRESS 
[10] MICROADDRESS:=SEQUENCER 
[11] IF MICROADDRESS#ENDADDRESS THEN GOTO CONT 
Decoding of the microword MWORD produces several 
signals to control the internal processing of 
the system. This level is called the Y-level. I t  
contains a section to control the sequencer, a 
test vector, the CPU control gates and gates to 
control the I/O (in this case including a bit to 
acknowledge DMA requests). 
The routine SLICE describes I/O and processor 
actions. I t  defines the sequence of these ac- 
tions, the connections of the Y-level with the 
datapath and contains a description of the pro- 
cessor (ALU) i tse l f .  This program describes the 
implementation of the system. 
SLICE 
[1] * EXTERNAL BUSTRAFFIC 
[2] -DETERMINE COMMRE~ 
[3] -DETERMINE THE CONTENTS OF THE MEMIO 
REGISTER 
[4] -CONDITIONAL READ/WRITE ACTION 
[5] -INTERNAL BUSTRAFFIC: 
[6] -COND. ENABLING DATABUS TO INT.BUS 
[7] -DETERMINE CONTENTS OF MIR 
[8] -COND. ENABLING 2901-D-INPUT 
[g] * ALU ACTION 
[10] -AM2901DATAPATH 
[11] -COND. ENABLING 2901-DB-OUTPUT TO 
INT. BUS 
[12] * BUS REGISTERS 
[13] -INTERNAL BUS TRAFFIC 
[14] -DETERMINE CONTENTS OF DATA BUS 
REGISTER 
[15] -DETERMINECONTENTS OF ADDRESS BUS 
REGISTER. 
[16] * CARRY REGISTER 
[17] -SELECT CARRY INPUT 
[18] -LOAD CARRY REGISTER 
The program SEQUENCER describes the AM2911 which 
is controlled by the AM29811A next address con- 
tro l ler .  The AM2911 contains a four level stack 
(subroutine nesting < 5), an internal register 
which is connected with the D-input of theAM2911 
and an incrementer/register which is connected 
with the output of the AM2911. This register al- 
ways contains the incremented value of the last 
calculated address. 
The AM29811A selects one of the sixteen (condi- 
tional) instructions for the AM2911, I t  is also 
able to control an external incrementer/register 
to perform loop counting. 
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[1] 
[2] 
[3] 
[4] 
[5] 
[6] 
[7] 
[8] 
[9] 
[lO] * 
[ I i ]  
SEQUENCER 
* AM29811A: 
-DETERMINETESTCONDITION 
-DETERMINE AM29811 OUTPUT 
* AM2911: 
-DETERMINE D-INPUT 
-DETERMINE NEXT ADDRESS 
-PUSH/POP OPERATION 
-INCREMENTER/REGISTER:=NEXT ADDRESS+I 
-DETERMINE CONTENTS OF INTERNAL REGISTER 
EXTERNAL COUNTER: 
-DETERMINE CONTENTS OF LOOPCOUNTER 
In the framework described above, the BSP-P4 ma- 
chine is described in terms of APL. To describe 
a complete system memory and individual I/0 are 
simulated. In part icu lar ,  the handshake protocol 
on the busses is simulated. The user may run the 
simulator by hand or by acting both as memory 
and I/0 device or let  the simulator run on i ts 
own with prefixed input data. For testing pur- 
poses the simulator can be stopped at any time 
interval to inspect internal variables. 
Some part icular  features of the simulator are: 
- Execution of the microprogram step by step. 
Execution of the microprogram up to a given 
break address. 
- Changing a b i t  in the microstore. 
- Continuous monitoring of the internal var i -  
ables during part icular  BSP cycles. 
- Displaying and/or edit ing the contents of the 
fol lowing quantit ies: 
a. Register f i l e  
b. Memory 
c. Microaddress 
d. Internal stack 
e. Loop counter 
f. Bus registers 
g. MIR 
h. Data avai lable at the I/0 device and the 
memory to the data bus. 
The simulation system as such can be used to 
ver i fy  proper operation of the hardware. Simul- 
taneously, microprograms can be ver i f ied with 
the simulator. 
5. THE EMULATOR 
All six modules of the system are emulated on an 
Intel 8080 system (Fig. 6). This emulator is 
based on an emulator written by Smit [10-14] 
when he bu i l t  a PO machine [10-14]. The simula- 
t ion program is s impl i f ied by the fact that the 
hardware design is ver i f ied by the APL descrip- 
t ion. The emulation program is in fact a copy of 
the APL simulator but in a more appropriate en- 
vironment. Ideal ly,  the APL simulator should be 
used to interface d i rect ly  with the hardware. I t  
was, however, not possible to interface an APL 
program with an arbi t rary hardware environment, 
The main task of the emulator is therefore to 
provide an interface between the hardware under 
test and those modules being emulated. 
The emulator was written in assembly language on 
an Intel 8080. A number of avai lable interfaces 
and I/0 parts provided a means of connecting the 
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Fig. 6. 
hardware with the emulator. 
The hardware is tested in a modular fashion. Each 
module tested to satisfaction can be incorpo- 
rated in the system and replace the equivalent 
module. Fig. 7 shows a flowchart of the test 
procedure. 
Interconnections between these hardware modules 
are made available to the emulator running on 
the 8080 by means of multiplexors which expand 
the 8 b i t  datapath of the 8080 to the required 
width. Table I l i s t s  a l l  interconnections be- 
tween the 8080 system and BSP-P4 machine as shown 
in Fig. 6. 
The incorporation of the sequencer was accom- 
plished by le t t ing  the emulator and hardware 
modules run in para l le l .  This made i t  possible 
to display the internal contents of the subrou- 
t ine stack which can not be inspected on the 
hardware. This approach also allowed the substi- 
tution of the mappingprom by the emulator. 
6. IMPLEMENTATION OF A P4 ENVIRONMENT 
A P4 environment requires a number of I/0 and 
monitor routines. To obtain transparent and 
f lex ib le  software, monitor routines wi l l  be 
written in Pascal to be executed as P4 instruc- 
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Table 1 
K. Tesink and 
SIGNAL NAME WIDTH SOURCE 
mlcroaddress 12 sequencer 
microword 64 Intel 
Intel 
mlcroaddress 12 intel 
write I Intel 
condition I ALU 
data bus 16 ALU 
address bus 16 ALU 
clock sequencer i Intel 
clock micromemory I Intel 
clock ALU I Intel 
stop clock 1 Intel 
DESTINATION REQUIRED BY 
Intel emulation micromemory 
micromemory loading the micromemory 
micromemory loading the micromemory 
micromemory ioadlng the microm~nory 
Intel emulation sequencer 
Intel emulation memory or I/O device 
Intel emulation rmemory or I/O device 
sequencer sequencer timing 
micro~mory micr~mory timing 
ALU ALU timing 
clock control overriding Clock control 
tions in the P4 machine. Advantage of this  con- 
struction are savings of micromemory and in- 
creased f lex ib i l i ty .  A new monitor can be imple- 
mented in a simple and straight-forward fashion. 
To implement I/0 on the P4 machine i t  is neces- 
sary to create a "standard interface" between 
the BSP and I/0 device. The I /0 actions proper 
w i l l  be accomplished by the I/0 device whereas 
parameters for such an action w i l l  be placed on 
top of the P4 stack. To in i t ia te  the I/0 action 
the BSP need only pass these parameters from the 
stack to the I/0 device. At the Pascal level the 
poss ib i l i ty  must also be created to l ink  a pro- 
gram (peripheral monitor ca l ls )  from another 
f i l e .  
7. CONCLUSIONS 
7.1. The System Implementation 
The AM2903 "superslice" [ I ]  was considered as a 
replacement for the AM2901 during the implemen- 
tat ion of the system. Advantages of this s l ice 
are in this  case: (a) hardware mul t ip l i cat ion  
and d iv is ion ,  and (b) expandable register f i l e .  
The P4 microprogram presently uses a l l  of the 
AM290I's registers. In order to increase speed a 
technique using so-called TOS registers [3,4] ,  
( i .e . ,  the Top Of Stack is stored in - high 
speed - register)  was investigated. The AM2903 
was not avai lable when implementation of the P4 
began but can be recommended for future work. 
Only minor changes in the microprogram are re- 
quired. 
Also considered was the AM2910 [ I ]  microprogram 
sequencer. The AM2910 is a 12 b i t  wide sequencer 
and includes a next address contro l ler  and an 
internal "]oopcounter" as mentioned previously. 
This sequencer w i l l  save some hardware but d i f -  
fers somewhat from the AM2911. 
No attention in th is  work has been paid to pipe- 
l in ing  of microwords. Without p ipe l in ing,  the 
BSP has a microcycle time of about 400 ns. Pipe- 
l in ing  w i l l  speed up the microcycle time to about 
200 ns. 
H. Kok 
7.2. The P4 Hachine 
The P4 microp~ogram consists of 621 microwords, 
including 52 P4 instruct ions (381) words and 25 
P4 monitor routines. 
Using a memory with an access time of 500 ns, an 
Intel 8080 with a machine cycle time of 500 ns 
and the BSP with a machine cycle of 200 ns, a 
comparison of the P4 machine with the Intel 8080 
P4 interpreter yields the fol lowing results:  
P4 routine ADD (2xREAD, IxWRITE): 
8080 . . . . .  43.5 us 
BSP . . . . . . .  3.3 ~,s 
P4 routine MOVE STRING (16 elements move): 
8080 . . . .  660 us 
BSP . . . . . .  40 us 
P4 instruct ion fetch: 
8080 . . . . .  45 ~s 
BSP . . . . . . .  i . i  us 
7.3. The Emulator 
The emulator software includes 5 Kbyte for the 
micromemory, and 4.5 Kbyte for a l l  other modules 
excluding the P4 memory. 1.5 Kbyte has to be re- 
served for the I/0 and monitor routines. 
7.4. The Test Methodology 
Although the hardware testing was not completed 
upon publication of this paper, the test method 
can be recommended for the development of simi- 
lar  systems. Advantages have turned out to be: 
Simple evaluation of architecture and imple- 
mentation (hardware design description in APL). 
Simultaneous development of microprogram and 
hardware implementation (simulator). 
- Quick debugging of hardware through modular 
testing (emulator). 
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